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 Abstract– SAMPIC is a Waveform and Time to Digital 
Converter (WTDC) multichannel chip. Each of its 16 channels 
associates a DLL-based TDC providing a raw time with an ultra-
fast analog memory allowing fine timing extraction as well as 
other parameters of the pulse. Each channel also integrates a 
discriminator that can trigger itself independently or participate 
to a more complex trigger. After triggering, analog data is 
digitized by an on-chip ADC and only that corresponding to a 
region of interest is sent serially to the DAQ. The association of 
the raw and fine timings permits achieving timing resolutions of a 
few ps rms. The paper describes the detailed SAMPIC0 
architecture and reports its main measured performances. 
 
Index Terms— Analog-digital conversion, Time measurement, 
Delay lock loop, Mixed analog-digital integrated circuits, Front-end 
electronics, CMOS. 
 
I. INTRODUCTION 
Time stamping with picosecond accuracy is an emerging 
technique opening new fields for particle physics 
instrumentation. For example, it permits the localization of 
vertices with a few mm precision, thus helping associating 
particles coming from a common primary interaction even in a 
high background, or it can be used for particle identification 
using Time of Flight techniques. It has recently been 
demonstrated that ps timing accuracy can be reached by 
sampling the detector signal with ultra-fast digitizers and 
extracting time information by interpolation of the samples 
located in the leading edge of the signal [1]-[3]. Moreover, the 
knowledge of the signal waveform permits extracting other 
useful parameters like charge, pulse width or rise-time and 
optimizing the timing extraction algorithm during or even 
after data taking. 
II. INTRODUCING THE NOTION OF WAVEFORM TDC 
Standard fast waveform digitizers as well as oscilloscopes 
are usually based on standard ADCs, often interleaved in order 
to virtually increase their sampling frequency. But high timing 
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precision implies high sampling rate above 1GS/s that 
generates a huge local data rate at the output of the ADC (>> 
10 Gbits/s). This makes the associated digital electronics 
expensive and power consuming so that this kind of solution is 
not usable for medium or large scale experiments.  
Modern ultrafast analog memories using Switched 
Capacitor Arrays (SCA) nicely solve this problem [2]-[7] 
especially in terms of power, space and money budgets but 
their readout deadtime (~ 2 to 100 µs) may be a limitation. 
Moreover they require extra electronics to be used as timing 
systems. 
In recent systems, TDCs, either embedded in high-end 
FPGAs or ASICs, are usually used for time measurement. 
Here, the information is concentrated into a simple digital 
integer value, thus reducing drastically the dataflow, which is 
good for large scale measurement. But TDCs do not provide 
information on waveform, except under the form of Time 
Over Threshold (TOT) for those able to measure both edges of 
the signal. Anyhow, in this case, the precision on the 
amplitude or charge of the signal remains poor. 
The most advanced TDCs are based on the association of a 
coarse time counter running on the main clock and of Delay 
Line Loops (DLLs) interpolating the latter. The DLLs can be 
smartly interleaved in order to improve the resolution. 
Resolution is given by the DLL step but it is usually limited 
by stability of calibration or environmental effects. Actually, 
the weak point of the TDC is to have only a digital input, 
which means that, as shown in Fig. 1, it requires an extra 
discriminator to transform the analog signal into digital. 
This discriminator introduces additional jitter and always 
suffers from residual time walk – which is the dependency of 
timing with signal amplitude – even in its most advanced 
implementation (CFD), or after correction using the TOT 
information. Thus the overall timing resolution is degraded to 
the quadratic sum of the discriminator and TDC respective 
timing resolutions, usually above 25 ps RMS. Moreover, the 
power consumption of the discriminator necessary to reach 
good timing performance is usually high.  
To overcome all these limitations, we are introducing here 
the new concept of Waveform TDC, shown in Fig. 1. 
 
 
The SAMPIC Waveform and Time to Digital 
Converter 
  
Fig. 1: the usual implementation of a pure TDC. 
 
An analog memory is added in parallel wi
It samples the input signal which can now
permits performing an interpolation of the s
on the latter. The discriminator is not anymo
timing path. Time information is given by as
contributions: 
 - Coarse = Timestamp gray-code Counte
 - Medium = DLL locked on the clock to
interest (100 ps minimum step) 
 - Fine = samples of the waveform (interp
a precision of a few ps RMS) 
 The time resolution can reach a few ps rm
analog signals. Moreover, digitized wavefor
and amplitude are available. 
III. THE SAMPIC PROJECT 
The SAMPIC project is a R&D project ini
develop a common WTDC prototype addres
high precision timing (5 ps RMS) required 
and SuperB FTOF. Its natural targets are in
fast detectors for Time Of Flight (TOF), parti
pile-up rejection (ATLAS AFP…), TOF-PET
PMTs, diamonds, APDs, SiPMs, and 
characterization test benches.   
 
The goals for the first prototype were the follo
• Design of a new ASIC called SamPic0 
of the Waveform TDC structure. 
• Evaluation of AMS 0.18µm CMOS
mixed design. 
• Design of a system where the mult
already usable in a real environmen
connected to detector with a real re
system. 
SamPic0 was designed to be the core of a f
free” or more complex chips.  
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IV. THE SAMPIC0 ASIC 
A. Generalities and principle 
SamPic0 is a 16-channel ASIC. 
the (externally amplified) analog
detector, via an AC-coupling locat
elements of the chip architecture
listed below:  
• 16 single-ended channels, 
discriminator with pro
independent and self-triggere
Trigger or External Trigger); 
•  64 analog switched-capacitor
channel;  
•  One 11-bit ADC per cell, wh
of 64 x 16 = 1024 on-chip AD
•  One common 12-bit gray-co
160 MHz) for coarse time stam
•  One common 64-step DLL
clock period of the aforemen
running between 1 and 10 G
timing & providing the sig
sampling; 
•  One other common 11-bit gra
1.3GHz, used for the mass
ADCs; 
•  One 12-bit LVDS readout b
to 400 MHz); 
•  A SPI Link for internal regist
 
Fig. 2: Simplified block diagram of SamP
 
The time tagging sequence for
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•  Technology: AMS CMOS 0.18µm; 
•  Size: 7 mm2; 
•  Package: 128-pin QFP, pitch of 0.4mm
 
 
Fig. 3. Left: layout of SamPic0. Chip is rotated of 90
diagram of Fig. 2. Right: the chip mounted on its board. 
 
B. SAMPIC triggering options 
Each channel is equipped with one signal d
one 10-bit DAC for each discriminator thres
also be external). 
As shown in Fig. 4, several trigg
programmable individually for each channel
“central” trigger (only OR in this chip). Di
can be selected. Channels can be disabled. 
available for post-trigger delay (0, 1, 2 delays
A common deadtime optional operation us
Enable input is also available. 
Fig. 4: triggering options of SamPic0. 
 
When a trigger occurs: 
• sampling in the analog memory is sto
timestamp is latched; 
• the trigger position is recorded in the an
• the chip rises a first flag for the user (F
ADC conversion and once done with th
flag to ask for data readout. 
C. DLL and sampling memory 
The chip houses a single 64-step long D
locked on the Timestamp (TS) counter clock,
chip servo-control (phase detector + charge 
in Fig. 5. It provides 64 incrementally dela
constant width used to drive the Track & Hol
of the 64 cells for all SCA channels. It prov
multiplication’ by 64 of the TS clock (for inst
sampling rate will be obtained from a 100 MH
T/H signals can be disabled independently
(to stop the sampling). An option allowing
sampling below 3 GS/s is also available 
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Fig. 5: the main DLL of SamPic0. 
 
The chip has no analog input 
unipolar. The memory cell is based
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• Time precision and stability re
• Input capacitance requiring a 
• Time for trigger latency requir
 
Fig. 6: Left: the 3-switch memory cell of
after trigger in order to perform readout a
Readout can target a region of interest, wh
whole channel. 
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D. Analog to Digital conversion 
The schematic principle of the analog to d
is shown in Fig. 7. 
 
Fig. 7: schematic principle of the ramp analog to digit
 
At a given time, all the cells of the channels 
will be converted simultaneously. The s
following: 
• Start the on-chip 1.3 GHz Voltage Cont
• Enable the 64 ADC comparators of the 
• Start the on-chip 1.3 GHz gray-code
outputs are sent to the channels to conv
• Simultaneously start the ramp generato
convert: the slope is tunable (speed/pre
Conversion time depends on the number o
its precision: 1.6 µs for 11bits, 800ns for 8 bi
9 bits … This is actually the main contribu
dead time. When the ramp crosses the volta
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Once converted, a channel is immediately usa
a new event. 
E. Readout philosophy 
Readout is driven by Read and RCk signals
 
Fig. 8: schematic principle of the readout stages. 
 
 Data is read channel by channel, with a
mechanism to avoid reading always the sa
evoked above, an optional RoI readout is av
 
 minimizing the 
igital conversion 
 
al conversion. 
already triggered 
equence is the 
rolled Oscillator 
enabled channel  
 counter whose 
ert  
rs of channels to 
cision tradeoff) 
f bits chosen for 
ts, and 400 ns for 
tion to the input 
ge stored in the 
ed in a register. 
ble for recording 
 (see Fig. 8). 
 
 rotating priority 
me channel. As 
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dynamically). Event data is transm
LVDS bus, including: 
• Channel Identifier, Timestamp
• The value of the converted ce
a given channel, sent sequenti
 
This bus, whose standard spee
MWords/s), can potentially run 
MWords/s). It is worthwhile to noti
deadtime during readout, only durin
is really a buffer stage). 
V. ACQUISITION MODULE AND SOFT
In parallel to the chip design, w
electronics module for SamPic0 (see
  
Fig. 9: SAMPIC acquisition module (left) 
 
The chip is mounted on a mez
houses 16 channels, also shown in F
mother board which can hold 2 mez
a native 32-channel module. Input
type. The module is packaged in an
(see Fig. 6) and makes use of an 
switching adaptor power supply. Th
and UDP interfaces. Optical links ar
active. Power consumption on the 
channels.   
 
 
Fig. 10: the SAMPIC acquisition software
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which permits the full characterizati
It is also already usable for small si
special visualization for innovative
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s, Trigger Cell Index; 
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ally. 
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zanine board which thus 
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 connectors are of MCX 
 autonomous metallic box 
external compact AC/DC 
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 in WTDC display mode. 
hical acquisition software 
on of the chip and module. 
ze experiments. It offers a 
 WTDC mode. The latter 
eces of waveforms at their 
ct to each other. This 
  
 
functionality is illustrated by the snapshot of Fig. 10 on which 
the 3 waveforms plotted have different time origins. 
Many configuration menus and panels are available, which 
offers a great flexibility for all types of measurements. A panel 
fully dedicated to time measurement permits realizing real 
time histograms of time difference between any pair of 
channels. 
VI. CURRENT TEST STATUS 
The chip behaves nearly as specified with only two 
identified problems:  
• RoI readout: fails in some cases. Therefore we always 
read the whole depth of the SCAs for the measurements 
reported here; 
• Central trigger which is not working correctly.  
These 2 features are not absolutely necessary, their cause 
are identified, and have been corrected in a second version of 
the chip currently being processed. 
The chip is usable as it is. Waveform sampling is ok: 
• From 1.6 to 8.2 GS/s on all the channels; 
• Up to 10.2 GS/s on 8 channels; 
• Not yet thoroughly tested under 3 GS/s. 
Readout works well between 50 and 175 MHz (>2 Gbits/s). 
We still need to test it at higher frequencies.  
There is no evidence of cell leakage. Data is not damaged, 
even for storage times of few tens of µs. 
VII. MEASUREMENTS AND CALIBRATION 
A. Calibration philosophy 
Characterization of this kind of circuit can lead to many 
different types of calibrations. Our goal always is to find the 
set with the best performance/complexity ratio, but also to find 
the right set for the highest level of performance.  
SAMPIC actually offers very good performance with a 
reduced set of calibrations: 
• Amplitude: cell pedestal and gain (linear or parabolic 
fit); 
• Timing non uniformity, also known as time INL, (one 
offset per cell). 
This leads to a limited volume of standard calibration data 
(6 Bytes per cell and per sampling frequency which 
corresponds to 8 kBytes per chip and per sampling frequency). 
It can thus easily be stored in the on-board EEPROM. 
These simple corrections could even be applied in the 
FPGA. 
B. Power consumption 
The global power consumption of SamPic0 is less than 200 
mW. Moreover, it depends for an important part of the choice 
of the current used by the LVDS output drivers, as shown in 
Fig. 11 (yellow vs orange sectors). The two other main 
contributors are the parts linked to the high frequency digital 
activity: the DLL and its buffers, and the sampling logics. 
Using the low current mode which works perfectly, the total 
consumption is of 150 mW, i-e less than 10mW per channel. 
 
Fig. 11: distribution of SamPic0 power consumption. 
C. Noise. 
The massively parallel Wilkinson ADCs work well using a 
1.3 GHz clock, which permits the conversion over 11 bits in 
1.6 µs. Still in 11-bit mode, the ADC count (LSB) corresponds 
to 0.5 mV. As the voltage range is of 1 V, we get a dynamic 
range of ~ 10 bits rms. 
The raw cell to cell pedestal spread is of ~ 5 mV RMS. 
After calibration and correction of this spread, the average 
noise is 0.95 mV RMS, with the noisiest cells at 1.2 mV RMS. 
There is no geometrical effect in the noise map of Fig. 11, 
which means that noise distribution is merely random. This 
does not change with sampling frequency. 
 
Fig. 12: noise map @6.4 GS/s. Baseline ~ 1100 ADC counts, 11-bit mode, 
soft trigger, FPN subtracted. 1st and 12 last cells of each acquisition removed. 
Average noise = 1.9 ADC count. 
 
We also tested the conversion in 9-bit mode, thus with a 
LSB of 2 mV: there is only 15% of noise increase. 
D. ADC calibration and performance 
DC sweep of the channels input voltage is performed thanks 
to the possibility of fixing the baseline DC level via a DAC on 
the board. It permits DC transfer functions measurement of all 
the cells of all the channels of the chip as illustrated by the left 
plot of Fig.13. 
 
 
Fig. 13. Left: ADC linearity calibration plot for all the cells from all the 
channels of a SAMPIC chip. Right: residues to a 2nd degree polynomial fit of 
the data from the left plot. 
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with a random distribution (not related to c
peak integral non-linearity is of 3%. B
systematic and due to charge injection by sw
be easily corrected after calibration. For this p
same measurements, an individual cell fit is 
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parameters are used automatically by the so
data during or after acquisition. The residues
polynomial fits of the transfer functions from
shown on the right are plotted on Fig. 13. 
Without any linearity or gain spread corre
would be degraded to ~7-8 bits RMS that c
for most timing applications.  
E. Discriminator 
As the SAMPIC chip is mainly designed 
trigger, it is important to characterize its trig
this purpose, a 3.1 kHz repetition rate, 150 m
wide positive pulses are sent to the input of on
baseline is fixed to 390 mV.  
The detected rate is plotted as a f
discriminator threshold set by the internal D
in Fig. 14.   
 
Fig. 14: detected hit rate as a function of the thresh
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threshold sweep up to 500 mV with the rate in logarithm
on the region of the signal. 
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linear scale, on the right plot of Fig. 13. I
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set internally, increased to 8 mV RMS if th
externally. The reason for this higher no
threshold is still being investigated, but the n
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mV RMS noise measured for the discrimina
with the minimum detection level of 10 mV 
first part of the plot. 
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Fig. 15: raw 350 MHz sinewave sampled 
 
As one can notice, all of the 64 d
the signal already looks very good. 
 
 
Fig. 16. Left: Frequency response of SA
channels (smaller than 1%). 
 
Fig. 16 shows the frequency resp
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VIII. TIME PERFORMANCES 
A. Time resolution  
In order to estimate the resolution
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After non-linearity and pedestal common
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rms. Right:  Δt timing distribution after TINL correction 
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Fig. 20: measured time difference and TDR vs input h
400 ps risetime, 700 mV amplitude, and 7.1 ns delay puls
 
For larger delays we repeat the test using 
by two channels of a Tektronix AFG 325
Waveform Generator (AWG). The 800 mV, 2
ns FWHM, test pulses are slower than the p
can be delayed digitally up to 10 µs. As show
measured TDR is constant and better than 10 
whole measurement range. This corresponds
full range and is far better than the 100 ps ji
the AWG. Moreover, on the whole 10 µs 
difference between the programmed and me
within +/-15 ps (+/- 1.5 ppm), better tha
specified for the AWG and showing a struct
to the AWG internal design. 
 
Fig. 21: Difference between the time measured using 
programmed on the AWG and TDR as a function of th
long delays. 
C. Timing Precision as a function of the amp
The TDR variation as function of the puls
risetime is plotted in Fig. 22. For this meas
FWHM pulse is attenuated before being sp
SAMPIC channels. Two kinds of attenuato
bandwidths have been used providing pulses 
respectively 500 and 800 ps. The measureme
within very good agreement with the theore
(lines) given by (1) which is the quadratic s
term (sampling jitter) with a contribution pr
signal risetime divided by its signal over noise
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n in Fig. 21, the 
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SAMPIC and the one 
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e amplitude and 
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r, with different 
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tical expectation 
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oportional to the 
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assuming: 
•  α =2/3 (case of the perfect CF
• slope is the local value of dV/
• Voltage noise σn = 1.1 mV RM
previous measurement;  
• Sampling jitter σj = 2.8 ps RM
further investigations. 
Fig. 22: Variation of TDR with the am
different risetimes. The symbols are for
corresponding to a fit using the quadratic sum
 
For both attenuators, the measure
RMS for amplitudes larger than 10
one a TDR better than 20 ps RM
pulses as small as 40 mV. 
IX. SUMMARY OF PERFORMANCES 
 
Table I: Main features and measured p
 
Table I summarizes the main feat
the SAMPIC0 chip. 
X. CONCLUSION AND FUTURE DEVE
We have developed a multi-cha
system (ASIC, boards, software
measurement using the new WT
ൈ ቀ ࣌࢔ࡿ࢒࢕࢖ࢋቁ
૛        (1) 
D);  
dt of the signal; 
S, consistent with the 
S, this number requires 
 
plitude of the pulses for two 
 measurements, the lines are 
 model. 
d TDR is better than 15 ps 
0mV and with the faster 
S is already reached for 
erformance of SAMPIC0
 
ures and performances of 
LOPMENTS 
nnel scalable acquisition 
) for picosecond time 
DC (Waveform Time to 
  
 
Digital Converter) concept integrated in the new SAMPIC 
ASIC. 
The module works with even better performance than 
expected: 
• 1.6 GHz Bandwidth;  
• Up to 10 GS/s; 
• Low noise (trigger and acquisition); 
• << 5ps rms single pulse timing resolution. 
 
It already meets our initial requirements, and is already 
usable for tests with detectors. Further work is ongoing on: 
• Readout (firmware + software) optimization; 
• Fine characterization of this first prototype; 
• Characterization with fast detectors; 
• A second prototype submitted in December 2014 on 
which the bugs detected on SAMPIC0 have been fixed 
and few minor improvements performed. 
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